This is an alphabetical listing of the papers contained in the online library, by title of the paper. You may select a title from here, and the bibliography will appear on the right, where a link is provided to the postscript file.

"The Analysis of Modeling Styles for System Level VHDL Simulations"

"An Architecture-Independent Approach to FPGA Routing Based on Multi-Weighted Graphs"

"A Faster Dynamic Programming Algorithm for Exact Rectilinear Steiner Minimal Trees"

"Fault Injection for Logic Synthesis Design using VHDL"

"Fault Injection in the Design Process using VHDL"

"A Fault Injection Technique for VHDL Behavioral-Level Models"

"A Fault List Generation Algorithm for the Evaluation of System Coverage"

"Low-Power Design Environment for MOSIS"

"A Method to Determine Equivalent Fault Classes for Permanent and Transient Faults"

"Mixed-Level Modeling in VHDL Using the Watch-and-React Interface"

"A Novel Fault Injection Technique for Behavioral Level Modeling using VHDL"

"Optimal Rectilinear Steiner Minimal Trees in O(n^2 2.62^n) Time"

"Performance Modeling of Multicomputer Systems in VHDL using ADEPT"

"Power Reduction Techniques for a Spread Spectrum Correlator"

"Routing a Multi-terminal Critical Net: Steiner Tree Construction in the presence of Obstacles"

"Schematic Driven Layout Using the MOSIS Design Kit for Advanced Analog and Mixed-Signal Design"

"Software Engineering Beginning in the First Computer Science Course"

"System Dependability Evaluation Via a Malicious Fault List Generation Algorithm"

"A Top-down Design Environment for Developing Pipelined Datapaths"

"A Variance Reduction Technique via Fault Expansion for Fault Coverage Estimation"

Please report Errors or Questions to the Webmaster